thomasabishop/eolas
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Add new logic gate images

Browse source
This commit is contained in:
Thomas Bishop 2022-12-06 15:10:08 +00:00
parent 4f9960a955
commit e4609069fc
1 changed files with 12 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
Hardware/Logic_Gates/Logic_gates.md
View file

@ -19,6 +19,8 @@ Physically, what 'travels through' the gates is electrical current and what cons
### Symbol
![](/img/not-gate-new.png)
### Truth conditions
| P | ~ P |
@ -34,6 +36,8 @@ Physically, what 'travels through' the gates is electrical current and what cons
### Symbol
![](/img/and-gate-new-2.png)
### Truth conditions
| P | Q | P & Q |
@ -51,6 +55,8 @@ Physically, what 'travels through' the gates is electrical current and what cons
### Symbol
![](/img/nand-gate-new.png)
### Truth conditions
| P | Q | ~(P & Q) |
@ -70,6 +76,8 @@ NAND is a **universal logic gate**: equipped with just a NAND we can represent e
### Symbol
![](/img/or-gate-new.png)
### Truth conditions
| P | Q | P v Q |
@ -87,6 +95,8 @@ NAND is a **universal logic gate**: equipped with just a NAND we can represent e
### Symbol
![](/img/xor-gate-new.png)
### Truth conditions
| P | Q | ~(P <> Q) |
@ -104,6 +114,8 @@ NAND is a **universal logic gate**: equipped with just a NAND we can represent e
### Symbol
![](/img/nor-gate-new.png)
### Truth conditions
| P | Q | P v Q |