From 3a7e9931db716e50f3cbdb58791495771628ca4d Mon Sep 17 00:00:00 2001 From: tactonbishop Date: Thu, 8 Dec 2022 07:22:45 +0000 Subject: [PATCH] More on lateches --- Electronics/Digital_Circuits/Latches.md | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/Electronics/Digital_Circuits/Latches.md b/Electronics/Digital_Circuits/Latches.md index d5b220a..0558c01 100644 --- a/Electronics/Digital_Circuits/Latches.md +++ b/Electronics/Digital_Circuits/Latches.md @@ -33,4 +33,6 @@ This is represented more clearly in the table below: ## Creating a latch circuit -There is more than one way of implementing a latch with logic gates. We will look at two formulations which both use a single type of gate: [NANDs](/Hardware/Logic_Gates/Logic_gates.md#nand-gate)) and [NORs](/Hardware/Logic_Gates/Logic_gates.md#nor-gate) (both universal logic gates). Both methods arrange the gates in a **cross-coupled configuration**. This basically means that the wires are crossed back on themselves such that the output of one is also an input of the other but separate from the overall output of the collective component. (This becomes clearer just by looking at the circuits.) +There is more than one way of implementing a latch with logic gates. We will look at two formulations which both use a single type of gate: [NANDs](/Hardware/Logic_Gates/Logic_gates.md#nand-gate) and [NORs](/Hardware/Logic_Gates/Logic_gates.md#nor-gate) (both universal logic gates). + +In each case, the gates are in a **cross-coupled configuration**. This basically means that the wires are crossed back on themselves such that the output of one is also an input of the other at a single stage in the sequence.