Autosave: 2024-03-11 07:00:04
This commit is contained in:
parent
ecb40b4cac
commit
1581e297cd
2 changed files with 14 additions and 3 deletions
|
@ -2,7 +2,7 @@
|
||||||
tags: [CPU]
|
tags: [CPU]
|
||||||
---
|
---
|
||||||
|
|
||||||
# instruction set architectures
|
# Instruction Set Architectures
|
||||||
|
|
||||||
We know that the [ALU](Arithmetic_Logic_Unit.md) is responsible for the
|
We know that the [ALU](Arithmetic_Logic_Unit.md) is responsible for the
|
||||||
"execute" stage of the [fetch, decode, execute](Fetch_decode_execute.md) cycle,
|
"execute" stage of the [fetch, decode, execute](Fetch_decode_execute.md) cycle,
|
||||||
|
@ -40,8 +40,8 @@ There have been different, successive generations of x86 corresponding to their
|
||||||
here just means how many bits the processor can work with at a time.
|
here just means how many bits the processor can work with at a time.
|
||||||
|
|
||||||
A 34-bit processor can operate on values that are 32 bits in length. This means
|
A 34-bit processor can operate on values that are 32 bits in length. This means
|
||||||
it has 32bit registers, a 32-bit data [[Bus|bus]], a 32-bit address bus and so
|
it has 32bit [[CPU_architecture#registers|registers]], a 32-bit data
|
||||||
on.
|
[[Bus|bus]], a 32-bit address bus and so on.
|
||||||
|
|
||||||
AMD introduced the first 64-bit processor, not Intel but they later caught up. A
|
AMD introduced the first 64-bit processor, not Intel but they later caught up. A
|
||||||
64-bit x86 processor is often referred to as _x64_ or _x86-64_.
|
64-bit x86 processor is often referred to as _x64_ or _x86-64_.
|
||||||
|
|
11
zk/Machine code.md
Normal file
11
zk/Machine code.md
Normal file
|
@ -0,0 +1,11 @@
|
||||||
|
---
|
||||||
|
id: iqh8
|
||||||
|
title: Machine_code
|
||||||
|
tags: [binary, CPU]
|
||||||
|
created: Monday, March 11, 2024
|
||||||
|
---
|
||||||
|
|
||||||
|
# Machine code
|
||||||
|
|
||||||
|
No matter how a program was originally written, it eventually needs to execute
|
||||||
|
on a [[CPU_architecture|CPU]] as a series of machine language instructions.
|
Loading…
Add table
Reference in a new issue